

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Leonard Forbes

Examiner:

William C Vesperman

Serial No .:

10/042,924

Group Art Unit:

2813

Filed:

January 09, 2002 Docket:

303.684US2

Title:

P-CHANNEL DYNAMIC FLASH MEMORY CELLS WITH ULTRATHIN

TUNNEL OXIDES

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Filing Date: January 09, 2002

Title: P-CHANNEL DYNAMIC FLASH MEMORY CELLS WITH ULTRATHIN TUNNEL OXIDES

Page 2 Dkt: 303.684US2

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938
Minneapolis, MN 55402
(612) 371-2157

Date 2 MARCH 2004

David R. Cochran Reg. No. 46,632


CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 225 day of March, 2004.

Nama

Signature

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
on of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT



Application Number	10/042,924
Filing Date	January 9, 2002
First Named Inventor Forbes, Leonard	
Group Art Unit	2813
Examiner Name	Vesperman, William

		US PA	ATENT DOCUMENT	S		.
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US- 2002/0016081 A1	02/07/2002	Aloni, E. , et al.	438	714	10/15/2001
	US-3,387,286	06/04/1968	Dennard, Robert H.	340	173	07/14/1967
	US-4,173,766	11/06/1979	Hayes, James A.	357	23	09/16/1977
	US-4,409,723	10/18/1983	Harari, E.	29	571	09/08/1980
	US-4,435,785	03/06/1984	Chapman, Richard A.	365	147	06/02/1981
	US-5,020,030	05/28/1991	Huber, R. J.	365	185	10/31/1988
	US-5,596,214	01/21/1997	Endo, N.	257	324	05/01/1930
	US-5,740,104	04/14/1998	Forbes, Leonard	365	185.03	01/29/1997
•	US-5,754,477	05/19/1998	Forbes, Leonard	365	185.33	01/29/1997
	US-5,768,193	06/16/1998	Lee, P. W., et al.	365	185.25	11/07/1996
•	US-5,790,455	08/04/1998	Caywood, John M.	365	185.96	01/02/1997
	US-5,796,670	08/18/1998	Liu, Kwo-Jen	365	228	11/07/1996
	US-5,801,401	09/01/1998	Forbes, Leonard	257	77	01/29/1997
	US-5,852,306	12/22/1998	Forbes, Leonard	257	315	01/29/1997
	US-5,852,311	12/22/1998	Kwon, , et al.		,	06/05/1997
	US-5,886,368	03/23/1999	Forbes, Leonard , et al.	257	77	07/29/1997
	US-5,959,896	09/28/1999	Forbes, L.	365	185.33	02/27/1998
	US-5,989,958	11/23/1999	Forbes, Leonard	438	257	08/20/1998
	US-6,011,725	01/04/2000	Eitan, B.	365	185.33	02/04/1999
	US-6,025,627	02/15/2000	Forbes, Leonard , et al.	257	321	05/29/1998
	US-6,031,263	02/29/2000	Forbes, Leonard, et al.	257	315	07/29/1997
	US-6,063,668	05/16/2000	He, Y., et al.	438	264	12/18/1997
	US-6,096,640	08/01/2000	Hu, Y.	438	652	04/02/1998
	US-6,100,559	08/08/2000	Park,	257	315	08/14/1998
	US-6,222,224	04/24/2001	Shigyo, N.	257	315	12/19/1997
	US-6,245,613	06/12/2001	Hsu, , et al.			04/24/2000
	US-6,246,089	06/12/2001	Lin, Yai-Fen, et al.	257	315	03/13/2000
	US-6,265,266	07/24/2001	Dejenfelt, A. T., et al.	438	258	09/27/1996
	US-6,351,428	02/26/2002	Forbes, Leonard	365	230.06	02/29/2000
	US-6,583,011	06/24/2003	Xia, L., et al.	438	275	01/11/2000

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²

EXAMINER

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, 20MB 651-0031
US Patent & Trademak Office, U.S. DEPARTMENT OF COMMERCE
the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/042,924 STATEMENT BY APPLICANT January 9, 2002 oseas pany speets as necessary) **Filing Date** Forbes, Leonard **First Named Inventor Group Art Unit** 2813 MAR 0 4 2004 Vesperman, William **Examiner Name** Attorney Docket No: 303.684US2

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
		CHAU, R., et al., "30nm Physical Gate Length CMOS Tansistors with 1.0 ps n-	
İ		MOS and 1.7 ps p-MOS Gate Delays", IEEE Int. Electron, Devices Meeting, San	
		Francisco, (December, 2000),pp. 45-48	
		CHEN, IH-CHIN, et al., "A Physical Model for the Gate Current Injection in p-	
		Channel MOSFET's", <u>IEEE Electron Device Letters</u> , 14(5), (May 1993),228-230	
		CHEN, J., et al., "Hot Electron Gate Current and Degradation in P-Channel SOI	
		MOSFET's", 1991 IEEE International SOI Conference Proceedings, Vail Valley,	
	<u> </u>	Colorado,(October 1991),pp.8-9	
		CHUNG, S. S., et al., "Performance and Reliability Evaluations of P-Channel	
		Flash Memories with Different Programming Schemes", International Electron	i
		Devices Meeting, Technical Digest, Washington, D.C., (December 1997),295-298	
		DIPERT, BRIAN, "Flash Memory Goes Mainstream", IEEE Spectrum, 30(10),	
		(October 1993),48-52	
		FRANK, J., et al., "Monte Carlo Simulations of p- and n-Channel Dual-Gate Si	
		MOSFET's at the Limits of Scaling", <u>IEEE Transactions on Electron Devices</u> ,	
-		40(11), (November 1993),pg. 2103	
		GHODSI, RAMIN, et al., "Gate-Induced Drain-Leakage in Buried-Channel	
		PMOS-A Limiting Factor in Development of Low-Cost, High-Performance 3.3-V,	e e
		0.25-um Technology", <u>IEEE Electron Device Letters, 19(9)</u> , (September 1998),354-356	
		HIRAYAMA, M., et al., "Low-Temperature Growth of High-Integrity Silicon Oxide	
		Films by Oxygen Radical Generated in High-Density Krypton Plasma", IEEE,	
		(1999),4 pages	
		ILYAS, M., et al., "The optical absorption edge of amorphous thin films of silicon	
		monoxide and of silicon monoxide mixed with titanium monoxide", IEE, (2001),1	
		page	
		MULLER, D. A., "The Electronic Structure at the Atomic Scale of Ultrathin Gate	-
		Oxides", Nature, 399, (June 1999),758-761	
		OHGURO, T., "Tenth Micron P-MOSFET's with Ultra-Thin Epitaxial Channel	
		Layer Grown by Ultra-High-Vacuum CVD", Proceedings: International Electron	
		<u>Devices Meeting, IEEE, Washington, Dec. 5-8, 1993, (Dec. 5, 1993), pp. 433-436</u>	
		OHNAKADO, T., et al., "1.5V Operation Sector-Erasable Flash Memory with	
		Blpolar Transistor Selected (BITS) P-Channel Cells", 1998 Symposium on VLSI	
		Technology; Digest of Technical Papers, (1998),14-15	
		OHNAKADO, T., et al., "Novel Electron Injection Method Using Band-to-Band	
		Tunneling Induced Hot Electron (BBHE) for Flash Memory with a P-Channel	
		Cell", 1995 International Electron Devices Meeting TECHNICAL DIGEST,	
		Washingtion D.C.,,(1995),pp. 279-282	
		OHNAKADO, T., et al., "Novel Self-Limiting Program Scheme Utilizing N-	
		Channel Select Transistors in P-Channel DINOR Flash Memory", 1996	
		International Electron Devices Meeting TECHNICAL DIGEST, San Francisco,	

EXAMINER

DATE CONSIDERED

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patient & Trademark Office: U.S. DEPARTMENT OF COMMERCE
or the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/042,924 STATEMENT BY APPLICANT ny paeds as necessary) Filing Date January 9, 2002 Forbes, Leonard **First Named Inventor Group Art Unit** 2813 **Examiner Name** Vesperman, William Attorney Docket No: 303.684US2

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		CA,(1996),pp. 181-184	-
		PAPADAS, C., "Modeling of the Intrinsic Retention Charcteristics of FLOTOX	
		EEPROM Cells Under Elevated Temperature Conditions", <u>IEEE Transaction on</u> <u>Electron Devices</u> , <u>42</u> , (April 1995),678-682	
		PATEL, N. K., et al., "Stress-Induced Leakage Current in Ultrathin SiO2 Films", Appl. Phys. Letters, 64(14), (April 1994),1809-1811	
		SALM, C., et al., "Gate Current and Oxide Reliability in p+ Poly MOS Capacitors with Poly-Si and Poly-Ge0.3Si0.7 Gate Material", <u>IEEE Electron Device Letters</u> 19(7), (July 1998),213-215	
		SHI, YING, et al., "Tunneling Leakage Current in Ultrathin (<4 nm) Nitride/Oxide Stack Dielectrics", IEEE Electron Device Letters, 19(10), (October 1998),388-390	
		STRASS, A., et al., "Fabrication and Characterisation of thin low-temperature MBE-compatible silicon oxides of different stoichiometry", <u>Thin Solid Films 349</u> , (1999),pp. 135-146	
		TIWARI, SANDIP, "Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage", Int'l Electron Devices Meeting: Technical Digest, Washington, DC,(Dec. 1995),521-524	
		WU, Y., et al., "Time Dependent Dieletric Wearout (TDDW) Technique for Reliability of Ultrathin Gate Oxides", <u>IEEE Electron Device Letters</u> , 20(6), (June 1999),262-264	

EXAMINER

DATE CONSIDERED